Backend PrimeTime Usage Articles from Zimmer Design

Make it to the Right and Larger Audience

Authors Paul Zimmer
Date 2005-2013
Affiliation Zimmer Design Services
About Design Paper
Bookmark: Resource

Backend PrimeTime Usage Articles from Zimmer Design

Find Zimmer Design Service. It has several very interesting ASIC Backend articles. Some were published on SNUG. List a few here and there are more in the paper page of the site at here.

This page shows “Working With PLLs in PrimeTime”. It talks about using PLL to align intern clock and external clock phases. More like what JingZh talks about in use dcm and mmcm for xilinx fpga clock deskew in FPGA design. I never use this technique in ASIC design. But I do like how the author resolves the timing constraint issue in primetime. It also has good touch on some timing concepts such as clock jitter,OCV, and CRPR. OCV and CRPR are widely used in <65nm chip design. You got to take a look if you don’t know what they are. Article is well writen with good diagrams and PT reports.

Along the same line, page 2 shows “Constraining async clock domain crossings” and page 3 shows “Multiclock Propagation in Primetime”. Again there are more papers at the site. They even designed a Java tool to generate FSM RTL from GUI input, which sounds similar to Xilinx StateDiagram tool.

 

Groups:


0 Comments

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2019  ValPont.com

Forgot your details?