Posts
This is post #1 of 3 in the series “Clock and Synchronization” Clock and synchronization Here is our thinking...
Tag: timing
→ More TagsPosts
One big problem between frondend team and backend team is miscommunication. For example, to cut down power consumption, frondend team comes up...
Bookmark
Synapse has a good paper of primetime timing eco. Some key points are: In PrimeTime, there are two...
Posts
Above we have a clock mux. First we need to define clk1 and clk2. Assuming they are root/source clocks...
Bookmark
Cell characterization is a process of analyzing cell design, normally extracted as spice circuit, to generate cell models...
Bookmark
Very good tutorial about within-die variation or otherwise called OCV (On-Chip Variation). A little bit. But fundamentals are not...
Posts
This is a study note. I have been working on gate level sim with some SDF timing issue these...
Bookmark
Find Zimmer Design Service. It has several very interesting ASIC Backend articles. Some were published on SNUG. List a...
Recent Posts
-
Introduction of PTPX Power Analysis Flow
JLarson 02/18/2019 -
Pspice for Dynamic IR Drop Analysis
JHicks 01/31/2019 -
MIT Lex Fridman’s Deep Leaning Courses/Videos
DanWeb 02/07/2019 -
Two clock domains are not synchronized but can we still test it?
SD-RTL-DGN 02/17/2019 -
Asynchronously Move Data Between Two Modules which Reside Far Away on Die?
SD-RTL-DGN 02/10/2019
Recent Premiums
-
High Speed Digital Design Two-Day Workshop Handout
vonk 04/01/2016 -
PCB/EMI Expert with 8+ Years of Experience
Mortensen 04/07/2016 -
FPGA and Digtial IP Design Firm Highly Experienced on PCIE/USB/MIPI
GVI_Tech 04/01/2016
-
Embedded Firmware Design and ECE Course Help
Brad_Smyth 04/16/2016
-
Xilinx and Altera FPGA Expert
JingZh 04/21/2016
