Posts
This is post #2 of 2 in the series “some DFT topics” some DFT topics SoC normally has on-chip...
Tag: dft
→ More TagsPosts
One big problem between frondend team and backend team is miscommunication. For example, to cut down power consumption, frondend team comes up...
Posts
This is post #2 of 2 in the series “DFT in ASIC” Design for test consideration in ASIC design...
Posts
This is post #1 of 2 in the series “DFT in ASIC” Design for test consideration in ASIC design...
Posts
This is post #1 of 2 in the series “some DFT topics” some DFT topics Here we use Synopsys...
Recent Posts
-
Pspice for Dynamic IR Drop Analysis
JHicks 01/31/2019 -
FOSDEM 2019, 742 Lectures
jdeyon 02/14/2019 -
ARM Cortex-M Tarmac Debugging
Silverman 02/08/2019 -
MIT 6.S191: Intro to Deep Learning
DanWeb 02/07/2019 -
Add Xilinx Chipscope (HW Logging) to SOC
SD-RTL-DGN 02/02/2019
Recent Premiums
-
Veteran ASIC/FPGA RTL Design Team
SD-RTL-DGN 02/01/2016 -
Embedded Firmware Design and ECE Course Help
Brad_Smyth 04/16/2016
-
PCB/EMI Expert with 8+ Years of Experience
Mortensen 04/07/2016
-
An radio, wireless, and system design expert open to consultating
CHZhong 07/29/2016
-
High Speed Digital Design Two-Day Workshop Handout
vonk 04/01/2016
