This is post #4 of 4 in the series “RHE Training” RHE Training Slides -sitesub_content-
Tag: Backend
→ More TagsThis is post #3 of 4 in the series “RHE Training” RHE Training Slides -sitesub_content-
This is post #2 of 4 in the series “RHE Training” RHE Training Slides -sitesub_content-
This is post #1 of 4 in the series “RHE Training” RHE Training Slides -sitesub_content-
Let’s say a design has three clocks, clk1, clk2, and clk3. They are synchronous to each other. The Blog...
For ASIC timing closure lots of us know we need to check PVT corner. In deep submicron technology node,...
OWE (Overall Wafer Effectiveness) and MFU (Mask Field Utilization) are two closely related terms and both are about how...
There are lots of online materials introducing Synopsys ptpx flow. This short article just captures the fundamental commands to...
When backend closes timing, timing is checked at certain PVT corners which means out of this range it is...
Cell characterization is a process of analyzing cell design, normally extracted as spice circuit, to generate cell models...
A good tutorial about VLSI and backend process. vlsi-expert.com Some chapters: 10 Ways to fix setup and hold...
Very good tutorial about within-die variation or otherwise called OCV (On-Chip Variation). A little bit. But fundamentals are not...
Here we use a simple RTL design to go through the whole backend process, including synthesis, floorplan, placement, CTS,...
Scripts: Overview Standard cell based IC design with hard macros such as analog PLL/ADC and memories (CPU is...
This is post #1 of 3 in the series “some DFT topics” some DFT topics Here we use Synopsys...
This is a study note. I have been working on gate level sim with some SDF timing issue these...
Find Zimmer Design Service. It has several very interesting ASIC Backend articles. Some were published on SNUG. List a...
Found this study note online. The format is messy. I think it is a mix of copy-and-paste with some...