RTL Changes for DFT Support

Make it to the Right and Larger Audience


RTL Changes for DFT Support

Most DFT related changes are not done in RTL phase. In other words, most DFT logics are not in rtl source code. A typical backend flow is after RTL is synthesized into netlist, DFT tool will read in this netlist and insert DFT logics such as LBIST and mBIST controllers, swapping regular FF with DFT FF and stitch DFT FFs together with scan chain. As a result, a typical design with DFT logics inserted look as below. This is extracted from online Logic Vision ScanBurst doc.



However, some DFT changes need to be done at RTL level. For example, clk and reset DFT changes, input/output pad handling, on-chip memory handling, scan chain related rtl change, and pwr domain consideration for DFT. So if you are new to a ASIC project, you may be wondering what are those RTL coding related to DFT. Hopefully this post can help answer these questions.


First, let’s take a look of DFT clk handling in RTL.

The following is site premium content.
Use points to gain access. You can either purchase points or contribute content and use contribution points to gain access.
Highlights: 1547 words, 3 images
ASIC and Process Engineer
Author brief is empty


  1. Palak_Nair 3 years ago

    Nice writing what frontend designers should know about dft. It reminds me how a well designed chip was messed up when frontend guys didnt understand or pay attention to dft. Will put down something to contribute to this community

  2. Bill-Ramsey 3 years ago

    Well explained about dft clocksand test mode controls


Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.


©2021  ValPont.com

Forgot your details?