Quiz, How to Test This Simple Two Clock Structure

Make it to the Right and Larger Audience

Blog/Press Release

Quiz, How to Test This Simple Two Clock Structure

Let’s say we have a simple design as below. There are two function modes. In one func mode, clk1 drives both block A and B and there are interconnects between A and B. In the other func mode, clk2 drives block B only and block A is not clocked and is not in use. In this article we will discuss how this design is tested in DFT mode. Or what clock rate should be used to test block A and B?

The following is author subscription content.
To gain access you can subscribe to this author's posts at Subscription of SD-RTL-DGN Posts. Subscription is valid for three months.
Highlights: 737 words, 6 images
Profile Photo
We are a small team of ASIC and FPGA design engineers with combined >40 years of experience. We successfully led several chips through the whole design to TO process. Familiar with Xilinx FPGA, we designed complicated system of using multiple FPGAs to verify complicated ASIC and also for the final products. We are interested in working as independent contractor for your projects. Feel free to contact us.



Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.


┬ę2021┬á ValPont.com

Forgot your details?