PCIE Tutorial: Address Space and TLP Routing

Make it to the Right and Larger Audience

Blog/Press Release

PCIE Tutorial: Address Space and TLP Routing

In the previous tutorial we talked about PCIE TLP transactions and their packet header formats. Here we talk about PCIE address space and routing.

There are three schemes PCIE adopts to route TLPs across links, address routing, ID routing, and implicit routing. The following table shows which scheme is used for each TLP type.

The following is author subscription content.
To gain access you can subscribe to this author's posts at Subscription of SD-RTL-DGN Posts. Subscription is valid for three months.
Highlights: 2921 words, 12 images
Profile Photo
We are a couple of RTL design engineers with combined more than 40 years of experience in ASIC and FPGA digital design. We successfully led several chips through the whole process from feature define, RTL design, verification, to backend/DFT support, TO, and bring-up. We are familiar with Xilinx FPGA design too and have experience in using multiple FPGAs to verify complicated ASIC RTL design or for the final product. We are interested in working as independent contractor for your projects. Please send us private message if there is a match. Thank you!


Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.


©2018  ValPont.com

Forgot your details?