PCIE Tutorial: Address Space and TLP Routing

Make it to the Right and Larger Audience

Blog/Press Release

PCIE Tutorial: Address Space and TLP Routing

In the previous tutorial we talked about PCIE TLP transactions and their packet header formats. Here we talk about PCIE address space and routing.

There are three schemes PCIE adopts to route TLPs across links, address routing, ID routing, and implicit routing. The following table shows which scheme is used for each TLP type.

The following is author subscription content.
To gain access you can subscribe to this author's posts at Subscription of SD-RTL-DGN Posts. Subscription is valid for three months.
Highlights: 2945 words, 12 images
Profile Photo
We are a small team of ASIC and FPGA design engineers with combined >40 years of experience. We successfully led several chips through the whole design to TO process. Familiar with Xilinx FPGA, we designed complicated system of using multiple FPGAs to verify complicated ASIC and also for the final products. We are interested in working as independent contractor for your projects. Feel free to contact us.


Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.


©2021  ValPont.com

Forgot your details?