Here we provide a full RTL code to demo this PCIe Gen2 x4 design on our Kintex-7 dev board. The following are code structures:
The full code (zip file) is provided as below. You can use Xilinx Vivardo to open the project and run it.
Use points to gain access. You can either purchase points or contribute content and use contribution points to gain access.