No polls to show

No polls to show


  • Lef, lib, and verilog stub files delivered to backend team from hard macro design team

    When a hard macro team designs a hard IP such as serdes, pll, eventually they will deliver full GDS to chip backend team. During design phase, they also need to deliver LEF, lib, vstub files to BE. LEF…[Read more]

  • QYang posted an update 3 years, 9 months ago · , 0, 1

    Snug 2014 tutorial slides, Low DPPM and low cost testing for all process nodes and FinFETs (Part III)

    See part I for details.

  • QYang posted an update 3 years, 9 months ago · , 0, 1

    Snug 2014 tutorial slides, Low DPPM and low cost testing for all process nodes and FinFETs (Part II)

    See part I for details.…[Read more]

  • Snug 2014 tutorial slides, Low DPPM and low cost testing for all process nodes and FinFETs (Part I)

    Read this 94-page tutorial from Mark Lin, a Synopsys FAE, today. Recommend for DFT beginners to understand DFT basics and Synopsys DFTMax Ultra.

    Most figures below are about scan compress…[Read more]


There was no activity posted yet.