Haps80 is ultrascale based vs haps70 is virtex7 based. More gates in fpga, faster. Reduce the pain to split your design into multiple fpgas also your design can run at faster speed, which can be critical if it interfaces with some real time modules.
Semiconductor Industry Research from Morgan Stanley
Highlights:
$336bn industry
new obvious opportunities such as IoT and cloud computing are crowded and most companies’ investing will lose
slowing growth is driving consolidation
China are investing and buying with $100bn
Figured out how to protect Verilog source code. You can use modelsim vlog command and run “vlog +protect xxx.vp”. In xxx.v source code, you need to put `protected and `endprotected to enclose the source code you want to protect. Then you can compile protected xxxx.vp…[Read more]
Good touch on some algorithm level low power design techniques. I’d say most are actually not used in practical RTL design since their power saving is very trivial compared to overall system pwr consumption and the techniques introduce difficulty to design and maintain.
Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.
chriszhou posted in
ASIC and FPGA 2 years, 12 months ago · , 0, 0
Synopsys #Haps 80 prototype system
Haps80 is ultrascale based vs haps70 is virtex7 based. More gates in fpga, faster. Reduce the pain to split your design into multiple fpgas also your design can run at faster speed, which can be critical if it interfaces with some real time modules.
chriszhou posted in
ASIC and FPGA 4 years, 8 months ago · , 2, 1
Semiconductor Industry Research from Morgan Stanley
Highlights:
$336bn industry
new obvious opportunities such as IoT and cloud computing are crowded and most companies’ investing will lose
slowing growth is driving consolidation
China are investing and buying with $100bn
More details:…[Read more]
chriszhou posted in
ASIC and FPGA 4 years, 9 months ago · , 1, 1
Protect Verilog file
Figured out how to protect Verilog source code. You can use modelsim vlog command and run “vlog +protect xxx.vp”. In xxx.v source code, you need to put `protected and `endprotected to enclose the source code you want to protect. Then you can compile protected xxxx.vp…[Read more]