Low Power Design In Algorithm Level

Make it to the Right and Larger Audience

White Paper

Low Power Design In Algorithm Level

 
We are a small design team with many years of experience in ASIC/FPGA IP and system designs which involve UART, SPI, AHB, AXI, ACE, USB, PCIE, etc.
Tags:

1 Comment
  1. chriszhou 4 years ago
    0
    -0

    Good touch on some algorithm level low power design techniques. I’d say most are actually not used in practical RTL design since their power saving is very trivial compared to overall system pwr consumption and the techniques introduce difficulty to design and maintain.

    4

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?