How to dump and view fsdb glitches in VCS and Verdi

Make it to the Right and Larger Audience

Blog/Press Release

How to dump and view fsdb glitches in VCS and Verdi

If you run simulation enough, you may encounter this kind of weird issue. Waveform shows all the inputs to a cell is stable but cell’s output toggles. Likely it is because there is some glitch on cell’s inputs but you don’t see it in fsdb waveform. Simulation tool by default doesn’t dump glitch to fsdb and this is to reduce fsdb file size. You need to enable glitch dump to fsdb and rerun sim. Then you should be able to see the glitch.

Below is some detail how to enable glitch dump for VCS and Verdi.

 

The following is author point premium content.
You can purchase points of this author. You have 0 points and this post costs 2 points.
Highlights: 834 words
 
We are a small design team with many years of experience in ASIC/FPGA IP and system designs which involve UART, SPI, AHB, AXI, ACE, USB, PCIE, etc.
Groups:

0 Comments

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?