ASIC and FPGA

Make it to the Right and Larger Audience

What is chained DMA?

What is chained DMA?
2 Voices |2 Posts |1000+ | Discussion Rooom: ASIC and FPGA

This topic contains 1 reply, has 2 voices, and was last updated by  PoojaV 5 years, 2 months ago.

  • Author
    Posts
  • JingZh
    Staff Engineer

    What is chained DMA and under what condition shall we use it?

  • PoojaV
    Senior Engineer

    DMA transfers that are descriptor-based require a set of parameters stored within memory to initiate a DMA sequence. The descriptor contains all of the same parameters normally programmed into the DMA control register set. However, descriptors also allow the chaining together of multiple DMA sequences. In descriptor-based DMA operations, we can program a DMA channel to automatically set up and start another DMA transfer after the current sequence completes. The descriptor-based model provides the most flexibility in managing a system’s DMA transfers.

You must be logged in to reply to this topic.

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?