ASIC and FPGA

Make it to the Right and Larger Audience

Stitch two scan chains of different clock domains make timing closure worse?

Stitch two scan chains of different clock domains make timing closure worse?

1 Voices |1 Posts |300+ | Discussion Rooom: ASIC and FPGA

This topic contains 0 replies, has 1 voice, and was last updated by Ravenhill 3 years ago.

Author

Posts
26/01/2018 05:20

Ravenhill

Sarkar has a good post of at speed test. http://www.valpont.com/basics-of-at-speed-dft-test/pst/

One of its example stitches two scan chains of different clock domains together. I heard it complicated timing closure. How so? At speed is done at each chain separately. Shift clock is slow so no issue?
Author

Posts

You must be logged in to reply to this topic.

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

©2021 ValPont.com