ASIC and FPGA

Make it to the Right and Larger Audience

Slow Turn-off due to cap discharging consumes extra energy

Slow Turn-off due to cap discharging consumes extra energy

2 Voices |2 Posts |300+ | Discussion Rooom: ASIC and FPGA

This topic contains 1 reply, has 2 voices, and was last updated by Precise-Design 1 year, 10 months ago.

Author

Posts
04/03/2018 02:49

balasubramanian
Research Staff
Clemson Univ

I have seen this statement from multiple sources. Below is one of examples. But as long as dc-dc converter is turned off and no current is drawn from the power source, there is no power penalty, right? Since output capacitor is already charged, slow discharging doesn’t cause extra pwr consumed. Actually slow discharging may be helpful since next charging will take less energy to charge?
27/03/2019 04:56

Precise-Design

Post count: 1

Good question!

It is safe to say it is case by case. But for designs we worked on, slow discharging does not cause issue. On the contrary, some design put in shunt resistor or discharge resistor. When the ldo or buck is turned off, shunt res is enabled and it will speed up discharge. But valuable energy is unnecessarily discharged. Next time that ldo or buck is turned on, it takes more energy to recharge it. It translates higher power consumption.
Author

Posts

You must be logged in to reply to this topic.

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

©2021 ValPont.com