ASIC and FPGA

Make it to the Right and Larger Audience

Run multiple tests out of the same modelsim compiled work library?

Resolved Run multiple tests out of the same modelsim compiled work library?
3 Voices |3 Posts |300+ | Discussion Rooom: ASIC and FPGA

This topic contains 2 replies, has 3 voices, and was last updated by Profile Photo SD-RTL-DGN 4 years, 4 months ago.

  • Author
    Posts
  • earnestwu
    Senior Engineer
    TI

    It takes time to recompile. So is it possible to run multiple RTL test cases out of the same modelsim work library? Actually is it the way how we setup multiple test cases environment since we don’t want to compile all rtl+tb per each test case?

  • hollis
    FPGA Design Engineer
    Intel

    The issue I can think of is your rtl code may have lots of `ifdef. Sure the final code that you put into chip or fpga have a fixed defines. But when you run simulation, many times you want to run with different defines. +define+arg affects compile phase so different tests may have different compiled libraries. So they can’t share.

  • What hollis mentioned is on the RTL side.In fact test cases tend to have their own test tasks, sequences, etc. The compiled library will be different even RTL is the same.Ā SoĀ in regression tests, each testĀ has their compiled library. Yes itĀ is not optimal due to long compilation time. One way to speed up is to pre-compileĀ codes that you think will remain the same across tests into some library and then include that library in compiling.

You must be logged in to reply to this topic.

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

Ā©2021Ā  ValPont.com

Forgot your details?