show less
show more
ASIC and FPGA
-
Redhawk Training Slides IV
V
ipman 04/12/2020 -
Consideration of Clock and Reset Handling in DFT
V
Sarkar 04/16/2020 5 5/5 (2 ) -
A Straightforward Fractional Clock Divider
luhu 04/14/2020 4 4/5 (1 ) -
Redhawk Training Slides II
V
ipman 04/12/2020 -
Latch vs Flip Flop Timing and Usage
Lakeis 04/26/2020 5 5/5 (1 ) -
Redhawk Training Slides III
V
ipman 04/12/2020 -
Comparison of ASIP, ASIC, and DSP Approaches in HW Design
V
Mordh 04/16/2020 -
MIPI System Power Management Interface (SPMI) Quick Tutorial
Wayne101 04/21/2020 -
Redhawk Training Slides I
V
ipman 04/12/2020 -
Buffer Management and Data Transfer between Primary and 2nd Systems
V
leonan 04/19/2020
-
SoC Architecture Design Overview
V
aaronchi 03/26/2016 -
[Slides] Digital ASIC Backend Process Tutorial for Frontend Engineers
SD-RTL-DGN 03/06/2016 5 5/5 (1 ) -
Low Power Design In Algorithm Level
V
Precise-Design 08/03/2016 4 4/5 (1 ) -
720P Color Bar Generator Using HDMI Interface to Demo Spartan 6 Video Dev Kit
V
GVI_Tech 03/18/2016 -
Cadence User Conference 2017 Shanghai, Track5 SoC System Verification
V
JamesWan 12/26/2018 -
10G Ethernet MAC Design Example With Xilinx Kintex-7 Dev Kit
GVI_Tech 03/18/2016
-
AHB based SDRAM Buffering Design with AHB SDRAM Controller Verilog Code
Precise-Design 03/19/2016 4 4/5 (1 ) -
PCIE Gen2 x4 DMA Design Example with Xilinx Kintex-7 Connectivity Kit
V
GVI_Tech 03/18/2016 4 4/5 (1 )
-
RS232 UART Verilog Core
Lyndsy 12/01/2015 -
Perl Script to Generate CRC Verilog Code
earnestwu 03/26/2016
-
Xilinx and Altera FPGA Expert
JingZh 04/21/2016$30
-
FPGA and Digtial IP Design Firm Highly Experienced on PCIE/USB/MIPI
GVI_Tech 04/01/2016
$50
-
Veteran ASIC/FPGA RTL Design Team
SD-RTL-DGN 02/01/2016
$50
- How do we know if there is a hold violation, x150+, 12/22/2019,
- Does it really matter if async reset’s deasset edge is not synced?, x300+, 12/22/2019,
- Slow Turn-off due to cap discharging consumes extra energy, x300+, 03/22/2019,
- Does clock jitter affect hold time, x300+, 02/22/2018,
- Accuracy of ptpx power analysis, x300+, 01/22/2018,
- Stitch two scan chains of different clock domains make timing closure worse?, x300+, 01/22/2018,
Topics
-
Hot Chips 2018
MattChiu 01/23/2019 -
Digital Backend Flow Introduction
JLarson 02/18/2019 -
Hot Chips 2017
MattChiu 01/23/2019
-
Hotchips 2016
MattChiu 12/27/2017 4 4/5 (1 ) -
Very Detailed Xilinx FPGA Tutorials
JHicks 12/09/2017
-
Primetime Timing ECO
Ravenhill 01/03/2018
Arm Offers Free Up-Front Access to Small Startups
With the new aspect of the program, early-stage startups can access a range of Arm IP at no cost, allowing them to experiment, design and prototype with various Arm solutions throughout the product development cycle, the company…[Read more]
[Read more]
[Read more]
AI assisted #backend EDA tool
[Read more]
Mentor webinar covering Catapult HLS for AI, ML, and IoT
[Read more]
Excellent short article about process variation, OCV, and library characterization
#backend
A glimpse of TSMC 5nm node
[Read more]
#INTEL RELEASES ROYALTY-FREE, HIGH-PERFORMANCE AIB INTERCONNECT STANDARD FOR DIE-TO-DIE SIP CONNECTION
Intel is joining CHIPS Alliance to share the Advanced Interface Bus (AIB) as an open-source, royalty-free PHY-level standard for connecting multiple semiconductor die within the same…[Read more]