Clock 2x Circuit?

Make it to the Right and Larger Audience

Clock 2x Circuit?
1 Voices |3 Posts |300+ | Discussion Rooom: IC Frontend Design

This topic contains 2 replies, has 1 voice, and was last updated by  BoxinKuo 5 years, 1 month ago.

  • Author
    Posts
  • BoxinKuo
    Engineer I
    Post count: 2

    I see this circuit online. It is claimed to generate 2x clock. Does it work? Looks clock is not clean.

    2x_clk_circ

  • BoxinKuo
    Engineer I
    Post count: 2

    Build a simulink model to verify this as below.

    2x_clk_simulinkThe circuit is flawed. The output signal waveform is highly sensitive to the delay of above delay cell. The following four waveforms are corresponding to 1/32, 4/32, 7/32 and 8/32 clock cycle delays.

    2x_clk_dly1

    1/32 input clk cycle delay

    2x_clk_dly4

    4/32 input clock cycle delay

    2x_clk_dly7

    7/32 input clock cycle delay

    2x_clk_dly8

    8/32 input clock cycle delay

    As can be seen, if delay is <8/32 cycle, output is 2x clock but only 4/32 gives 50% duty cycle. If >8/32, just doesn’t work.

     

  • BoxinKuo
    Engineer I
    Post count: 2

    BTW, here is the simulink model in case you want to give it a try.

    .clock_2x.zip

You must be logged in to reply to this topic.

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?