2016 International Conference on Reconfigurable Computing and FPGAs

Make it to the Right and Larger Audience

Event

2016 International Conference on Reconfigurable Computing and FPGAs

30 November 2016

No location for this event.

Loading Map....

Date/Time
Date(s) - 11/30/2016 - 12/02/2016
12:00 am

Location
Cancun

Categories


Official site: http://www.reconfig.org/index.php

General Information

ReConFig 2016 will provide a leading edge forum for researchers and engineers from across the world to present their latest research and to discuss future research and applications. The conference seeks to promote the use of reconfigurable computing and FPGA technology for research, education, and applications, covering from hardware architectures and devices to custom computers and high performance systems.

 

Special Tracks (TBC)

In addition to the general session, submissions are invited for the following tracks on reconfigurable computing applications and techniques.

Track on High Performance Reconfigurable Computing (HPRC)

Co-chairs

TBA

Description

Reconfigurable computing has been gaining attention in both the high-performance computing (HPC) and the high-performance embedded computing (HPEC) communities. The synergistic use of multiprocessing techniques and reconfigurable parallelism has shown orders of magnitude improvements in performance, power efficiency, and cost for many applications. Numerous emerging architectures (in-socket accelerators, tightly-coupled accelerators, homogeneous/heterogeneous Multi-processor Systems-on-Chips, embedded FPGAs, self-organizing computing substrates), techniques (dynamic/partial reconfiguration, run-time adaptability, hardware virtualization) and paradigms shifts (anti-machines, evolvable/bio-inspired systems) open new perspectives and contribute to widen the spectrum of potential benefits of reconfigurable hardware. However, widespread adoption of this technology is hampered by numerous difficulties in using the hardware and software. Both architectures and programming tools/methodologies lack the proper maturity and therefore pose severe limitations in term of usability for high-performance computing applications and high-performance embedded systems.
The High-Performance Reconfigurable Computing (HPRC) track at ReConFig invites submissions from researchers and developers from this field as well as application scientists and HPC/HPEC communities attempting to use this technology to implement computationally intensive applications.

Topics

  • Systems and emerging architectures
  • Dynamic Hardware reconfiguration
  • Reconfigurable instruction set/VLIW processors and MPSoC architectures
  • Run-time environments
  • Libraries, standards, and interoperability
  • Performance modeling, prediction, and benchmarks
  • Scientific and engineering applications
  • Novel FPGA architectures for HPRC

Track on Multiprocessor Systems and Networks on Chip (MPSoC)

Co-chairs

TBA

Description

High-performance computing systems, for high-end servers as well or for embedded systems, a massive paradigm shift towards multicore architectures is taking place. Integrating multiple cores on a single chip leads to a significant performance improvement without increasing the clock frequency. Multicore architectures offer a better performance/Watt ratio than single core architectures with similar performance. Combining multicore and coprocessor technology promise extreme computing power for highly CPU-time-consuming applications in scientific computing as well as for special purpose applications in the embedded area. Especially FPGA-based accelerators not only offer the opportunity to speedup an application by implementing their compute-intensive kernels into hardware but also to adapt to the dynamical behavior of an application. The purpose of this workshop is to evaluate strategies for future system design in MPSoC architectures. Both aspects, hardware design and tool-integration into existing development tools will be discussed. Especially the novel trends in MPSoC combined with reconfigurable architectures are a main topic in this workshop. Furthermore, the on-chip intercommunication affects tremendously the performance of the complete device and is therefore a topic of high importance in this track.

Topics

  • Tool Adaption / Extension for handling the complexity of actual and novel architectures
  • Reconfiguration methods and solutions for on chip load balancing
  • Industrial interests: Fields of application for MPSoC architectures
  • Multilevel parallelization and hybrid concepts on hierarchical systems
  • New optimized algorithms adapted to the specific architectures
  • Numerical methods compliant with the memory hierarchy
  • Adaptive schemes on heterogeneous architectures
  • Providing powerful programming models allowing programmers to express parallelism, data access, and synchronization
  • Supporting code partitioning between hardware and software
  • Developing tools for performance analysis and debugging
  • Virtualization technology to abstract applications from the underlying multicore architecture

Track on Productivity Environments and High Level Languages (PE)

Co-chairs

TBA

Description

Design productivity remains a significant impediment to the more widespread adoption of reconfigurable computing for many high performance computing application areas. Unlike software development environments which are characterized by high-level, rapid, and interactive development/debug flows, FPGA-based reconfigurable computing design remains a mostly batch-oriented hardware design activity relying on HDL’s, RTL synthesis, and logic analyzers. However, design productivity can be enhanced in a number of ways, including: the use of high level languages and High Level Synthesis (HLS), the use of rapid prototyping CAD tool flows to reduce synthesis, place, and route times (possibly allowing for a tradeoff of tool runtime against quality of result), the use of formal methods, the use of advanced verification methodologies such as hardware-in-the-loop debug and verification, the use of emulation platforms, etc.
This special track seeks the latest innovations in productivity tools and approaches for reconfigurable computing, focusing on productivity and quality gain.

Topics

  • Productivity metrics and experience reports
  • Advances in HLS tools
  • Productivity gain using high level languages
  • Rapid prototyping approaches
  • Formal methods for reconfigurable computing
  • Validation improvements using high level languages
  • Rapid debugging environments
  • Late binding support in hardware
  • Model driven engineering for reconfigurable computing
  • Debugging-compliant HLS approaches
  • QoS improvements using high level languages
  • Hardware support for high level languages execution
  • Novel approaches for fast prototyping-to-deployment shift

Track on Reconfigurable Computing for Signal Processing (DSP)

Co-chairs

TBA

Description

TBA

Topics

  • Novel reconfigurable architectures for signal processing applications
  • Coarse-grain architectures for signal processing
  • Low-power signal processing architecture and implementation
  • Design tools for signal processing on reconfigurable platforms
  • Novel algorithms for signal processing reconfigurable platforms
  • Exploiting heterogenous resources on modern programmable logic devices for signal processing applications

Track on Reconfigurable Computing for Security and Cryptography (SC)

Co-chairs

TBA

Description

Reconfigurable hardware offers unique opportunities for the design and implementation of secure applications in embedded and high-end computing platforms. High performance, carefully-controlled execution, and physical isolation are just a few of the advantages that hardware brings over software. At the same time, new challenges appear, such as the protection of intellectual property in a reconfigurable fabric, and the protection of soft-hardware against malicious tampering. This special track seeks the latest innovations in reconfigurable computing for security and cryptography.

Topics

  • Hardware Implementation of Novel Cryptographic Algorithms and Protocols
  • Reconfigurable Cryptographic Primitives
  • Special-Purpose Hardware for Cryptanalysis
  • Hardware Support for Trustworthy Software Execution
  • True and Pseudo Random Generators
  • Circuit Identification and Physical Unclonable Functions
  • Efficient Methods for Protection of Hardware IPs
  • FPGA Design Security
  • Fault Attacks and Side-channel Attacks
  • Hardware Tamper Resistance and Tamper Evidence
  • Hardware Trojan Detection and Resistance
  • Design Flows for Hardware-based Secure Systems
  • Performance Evaluation of Secure Reconfigurable Hardware

Track on Reconfiguration Techniques (RT)

Co-chairs

TBA

Description

FPGAs (Field-Programmable Gate Arrays) are used to accelerate a wide spectrum of applications, in embedded as well as in high-performance systems. Most current uses of FPGAs are static, where a design is programmed once and then used to execute the application. Partial and dynamic reconfiguration allows the reuse of hardware resources and possible hardware cost savings. Furthermore, by adopting dynamic reconfiguration, a system is able to accomplish virtualization, which can be used to allow portability. This track aims at providing a forum to discuss and present state-of-the-art industrial and academic experiences concerning reconfiguration techniques.

Papers with contributions to the following topics are particularly welcome:

Topics

  • Runtime support
    • Dynamic adaptation of architectures to application runtime requirements
    • Runtime mapping techniques allowed by dynamic reconfiguration
    • Operating Systems supporting reconfiguration techniques
    • Hardware virtualization
  • CAD tools and design time
    • Programming models and languages supporting reconfiguration techniques
    • Design and compilation flows for dynamically reconfigurable devices
    • Modeling, simulating and debugging dynamically reconfigured designs
    • The use of reconfiguration techniques to improve performance, to save area, to reduce energy consumption, to improve resilience, etc.
  • Architectural-related aspects
    • Bio-inspired reconfigurable computing systems
    • The use of dynamic reconfiguration techniques for prototyping circuits and systems
    • Reconfiguration techniques to deal with unreliability and to improve fault tolerance
    • Reconfiguration techniques to customize hardware resources (interconnections, functional units, buffers, multicore interconnect topologies, etc.)
  • Applications taking advantage of reconfiguration techniques
  • Teaching dynamic reconfiguration concepts

Track on Reconfigurable Computing for Networks and Communications (NC)

Track on Reconfigurable Computing in Space (RCS)

Co-chairs

TBA

Description

TBA

Track on Reconfigurable Computing with GPUs and APUs (GPU)

0 Comments

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?