Convert Existing Design to Low Power Design

Make it to the Right and Larger Audience

Blog/Press Release

Convert Existing Design to Low Power Design


We have been helping multiple customers successfully convert their SOC or FPGA projects into low power design. By low power design, we are not just lowering idle and sleep mode current but also active mode or dynamic current. This article is based on our years of experience on this subject. It should be the first article in this low power series you want to check out.  Note here we talks about low power design at SOC level and not at system level. So the discussion should be applicable in a more general way.


The following is author point premium content.
You can purchase points of this author. You have 0 points and this post costs 2 points.
Highlights: 1177 words
We are a small design team with many years of experience in ASIC/FPGA IP and system designs which involve UART, SPI, AHB, AXI, ACE, USB, PCIE, etc.


Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.



Forgot your details?