Clock Gating and Muxing on Xilinx FPGA

Make it to the Right and Larger Audience


Clock Gating and Muxing on Xilinx FPGA

FPGA is heavily used in space electronics. Timing closure is always a challenge especially for space applications due to component aging and therefore worsen timing which comes from radiation exposure.

Clock divider is commonly explored not only for lower power and therefore lower cost and risk of designing a heat dissipation system, but also for slower clock rate to ease timing closure.

Clock gating is explored for the benefit of lower power consumption.

Clock divider and gating need to be carefully implemented. Below is a simple yet common clock generation logic used in space FPGA. We have two clock sources coming from outside of FPGA. They first meet IBUFG, input global clock buffer. IBUFG output is on dedicated clock routing channel and not normal signal routing. This is needed to ease timing closure of multiple FFs driven by a clock. For this example, we assume IBUFG outputs also drive some FFs. Otherwise IBUFG is not needed.

The following is site premium content.
Use points to gain access. You can either purchase points or contribute content and use contribution points to gain access.
Highlights: 531 words, 3 images
Author brief is empty

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.



Forgot your details?