In Case study: how an isolation cell can be falsely inserted and screw up your design, we discussed a case how to avoid a false isolation insertion. Related to this case, this article discusses how to insert logic on cross hardmacro signal properly.
We have two modules M2a and M2b and both are in PD_M2 power domain. A M2a to M2b signal goes through PD_M1 power domain. PD_M1 is less on than PD_M2 which means it is possible PD_M1 is off and PD_M2 is on and we need M2a to M2b signal still functions properly.
Now Let’s look at the issue we want to discuss. Assume by design we need BE to insert delay cells for whatever reasons such as fix timing. If we add delay cells as below, it doesn’t work.
You can purchase points of this author. You have 0 points and this post costs 2 points.

Good