Recently our chip burn-in failed. After 400 hours some analog block is broken. Further debugging shows it is due to below dft output isolation cell.
Discussion of ” A simple way to estimate the total power consumption of memories in an SoC”
Case study: how to insert logic on cross hardmacro signal properly with power domain consideration
Transmission Gate Not to be Used on Voltage Domain Boundary
Isolation Low and High Cells for SoC Low Power Design
SoC IO Pad, Bump, Ball, and Pin
Wireless Physical Layer Design Architect and Tutor
Independent Firmware and System Consultant
Compact Wideband Linear CMOS Variable Gain Amplifier for Analog-Predistortion Power Amplifiers
PCB/EMI Expert with 8+ Years of Experience
An radio, wireless, and system design expert open to consultating
Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.
©2019 ValPont.com
