Some Discussion about MCU Resets. It talks about POR reset and LVD reset (low voltage reset) that are needed to make sure chip logic doesn’t work under voltage or with unstable clock. To achieve it, external reset generation chip such as MC34064 is employed. Reset delay is introduced by an analog RC charging/delay circuit. For details, reader can take a look of that article first.has an interesting article,
This is a little old school. In today’s semiconductor industry, with the pressure to lower PCB BOM cost, digital chip vendors are integrating more and more functionalities into the chip. It includes POR reset and low voltage protection circuit.
Here we briefly talk about reset generation in a typical SOC. Below is a general block diagram.
To gain access you can subscribe to this author's posts at Subscription of SD-RTL-DGN Posts. Subscription is valid for three months.