An Asynchronous Interface Design without Explicit Cross Clock Domain Synchronizer

Make it to the Right and Larger Audience

Blog
Blog/Press Release

An Asynchronous Interface Design without Explicit Cross Clock Domain Synchronizer

Here let’s check out an interesting asynchronous interface design without a synchronizer. We use APB bus as an example but the design methodology is applicable to other buses.

 

Below is a typical APB slave interface diagram. APB master drives clk (PCLK), controls and data to APB slave. APB slave uses PCLK for write and read operation. But a typical issue is if APB slave resides far away on chip from APB master and if PCLK is of high clock rate, it is difficult to close timing among this interface.

 

An interesting async interface design can solve this issue. Below is APB write timing with inserted wait states.

Let’s say we use below code to generate a signal, called ACLK, out of PENABLE.

The following is site premium content.
Use points to gain access. You can either purchase points or contribute content and use contribution points to gain access.
Highlights: 1633 words, 2 images
 
Consultant at Freelancer
I am a digital IC backend and frontend designer with 10+ years of experience.
Groups:

0 Comments

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2021  ValPont.com

Forgot your details?