Below is a simplified ARM subsystem typically seen in a low power SoC design for embedded and IoT applications. We have a Cortex-M processor and DMA as AHB bus masters and three function modules as AHB bus slaves. AHB masters and slaves are inter-connected through ARM AHB bus matrix module. We will start with this simple single core case. As will be seen, reset of this simple system is not straightforward.
Use points to gain access. You can either purchase points or contribute content and use contribution points to gain access.