Make it to the Right and Larger Audience
Verification, UVM, RTL, FPGA
No polls to show
tDey posted an update 1 year ago · , 0, 0
Verilog: range must be bounded by a constant expression
Lets say you want to achieve below in verilog
for(int ind=0; ind<8, ind++) begin
target[32*(ind+1)-1:32*ind] = source[31:0];
Compilation will fail with error msg as "range must be bounded by a constant expression". You can use…[Read more]
There was no activity posted yet.
tDey commented on the post, A Scalable Verilog Testbench II: full workable code and scripts 1 year ago · , 0, 0
Just what I am looking for. A full rtl and testbench setup with all scripts and sample code.
Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.