Make it to the Right and Larger Audience
ASIC and Process Engineer
STA, PAR, DFT
No polls to show
Sarkar posted in Research and Design 2 weeks, 3 days ago · , 0, 0
Risc-V, 3D-NAND flash, tensor processor, made to to the top 8 innovations in 2017
There was no activity posted yet.
Sarkar commented on the post, Sort out Max/Min delay and derating factor confusions for single OC, best case worst case OC, and OCV 1 year, 7 months ago · , 1, 0
Interesting blog. One comment is when PVT and RC corners are fixed, minimum and maximum delay not only comes from multiple paths but also from rise and fall time. vlsi-expert.com blog site has a good introduction about this part.
Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.