Let’s say I have a Verilog project and I want to move an instantiated module to somewhere else in design. Anyone knows a tool to do this? We are talking about hundreds of signals to move. Lots of typing to say nothing of verification efforts.
I notice vim has a Verilog mode that may be…[Read more]