Low Power Design In Algorithm Level

Make it to the Right and Larger Audience

White Paper

Low Power Design In Algorithm Level

In this slides, we talk about some power techniques at algorithm level. Topics touched include

  1. different binary data representations and their LP effects in transmission and processing
  2. Data bus and address bus low power
  3. Gray coding and LP
  4. Optimized FSM encoding for LP
  5. Algorithm transform for LP
  6. Operation reduction for LP
  7. Operation order change for LP
  8. Hardware sharing for LP

 

Free free to drop some comments or post on our wall. We’ll get back to you.

 

The following is site premium content.
To gain access you can purchase points or contribute content and use contribution points to gain access.
Highlights: 81 words, 1 images, 1 docs
Preview:
 
We are a small design team with many years of experience in ASIC/FPGA IP and system designs which involve UART, SPI, AHB, AXI, ACE, USB, PCIE, etc.
Tags:

1 Comment
  1. chriszhou 1 year ago
    0
    -0

    Good touch on some algorithm level low power design techniques. I’d say most are actually not used in practical RTL design since their power saving is very trivial compared to overall system pwr consumption and the techniques introduce difficulty to design and maintain.

    4

Contact Us

Thanks for helping us better serve the community. You can make a suggestion, report a bug, a misconduct, or any other issue. We'll get back to you using your private message ASAP.

Sending

©2017  ValPont.com

Forgot your details?